## DAC 2012 Contest Routability-Driven Placement

http://archive.sigda.org/dac2012/contest/dac2012_contest.html

## Benchmark Description

Natarajan Viswanathan
IBM Corporation, Austin, TX
(nviswan@us.ibm.com)

## Highlights

$\square$ Real industrial ASIC designs
$\square$ Information for placement and routing
$\square$ Design-density: 25\%-65\%
$\square \quad$ Placement blockages leading to a fragmented image space
$\square$ Routing blockages
$\square$ More metal layers with varying metal width and spacing across layers


## Outline

$\square$ Benchmark File Format Description
$\square$ Special Features for Placement and Routing
$\square$ Utility Scripts

## Benchmark File Format Description

## Overview of Benchmark Files

$\square$ Extend the Bookshelf format with information to perform placement and routing
$\square$ Each benchmark circuit will comprise of the following files
■ circuit.aux

- circuit.nodes
- circuit.nets
- circuit.wts
- circuit.pl
- circuit.scl
- circuit.shapes

■ circuit.route $\}$

Original Files in Bookshelf format with some extensions

New Files with extensions for both placement and routing

## Overview of Benchmark Files

$\square$ The output/solution of the placer should have the same format as the circuit.pl file
$\square$ Hence, placement output/solution file
■ <placement_solution>.pl
$\square$ For additional information:
■ http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/Placement/ plFormats.html

■ http://archive.sigda.org/ispd2008/contests/ispd08rc.html

## circuit.aux

$\square \quad$ Auxiliary file listing all the files that describe/specify the benchmark
$\square$ The placer/router should parse the files listed in the "circuit.aux" file to get the benchmark information
$\square$ Single line giving all the file names

```
RowBasedPlacement : circuit.nodes circuit.nets
circuit.wts circuit.pl circuit.scl circuit.shapes
circuit.route
```


## circuit.nodes

$\square$ Specifies the node (object) name, dimensions (width and height) and movetype
$\square$ The nodes can have one of three movetypes
■ movable: Movable Node - the placer needs to obtain the locations of these nodes.
■ terminal: Fixed Node - the placer cannot move these nodes. Also, there should be no overlap between a movable and terminal node.
■ terminal_NI: Fixed "Not in Image" Node - the placer cannot move these nodes, but overlap is allowed with a terminal_NI node. (detailed description under special features)

## circuit.nodes

$\square$ NumNodes: Total number of nodes (movable + fixed)
$\square$ NumTerminals : Number of terminal (fixed) nodes

- NumTerminals = \#terminal + \#terminal_NI
$\square$ For each node:
node_name width height movetype
If a line does not specify a movetype, the associated
node is a movable node

```
UCLA nodes 1.0
# File header with version information, etc.
# Anything following "#" is a comment, and should be ignored
NumNodes : 5
NumTerminals : 2
\begin{tabular}{lrrll}
00 & 4 & 9 & \(\#\) movable node \\
01 & 6 & 9 & & \\
02 & 24 & 9 & & \\
03 & 414 & 2007 & terminal & \# terminal node (fixed node) \\
p0 & 1 & 1 & terminal_NI & \begin{tabular}{l} 
\# terminal_NI node (fixed node, but \\
overlap is allowed with this node)
\end{tabular} \\
& & &
\end{tabular}
```

$\square$ Specifies the circuit netlist - the set of nets or connections in the hypergraph
$\square$ Each net specification lists the pins that belong to the net
$\square$ A pin is specified by

- The corresponding node
- The offset of the pin with respect to the center of the node
$\square$ For wirelength driven placement, the pin direction can be ignored


## circuit.nets

$\square$ NumNets : Total number of nets in the circuit
$\square$ NumPins : Total number of pins in the netlist
$\square$ For each net:
NetDegree : number_of_pins_on_this_net [net_name] node_name pin_direction : pin_Xoffset pin_Yoffset
$\square \quad$ Pin offsets are from the center of the node

```
UCLA nets 1.0
# File header with version information, etc.
# Anything following "#" is a comment, and should be ignored
NumNets : 2
NumPins : 6
NetDegree : 3 n0
\begin{tabular}{rrlrr}
\(\circ 0\) & I & \(:\) & 0.0000 & -1.5000 \\
o1 & I & \(:\) & -2.5000 & 0.5000 \\
p1 & O & \(:\) & 0.0000 & 0.0000
\end{tabular}
NetDegree : 3 n1
\begin{tabular}{lllrr}
00 & 0 & \(:\) & 1.5000 & 3.0000 \\
03 & 0 & \(:\) & 10.5000 & -27.0000 \\
02 & I & \(:\) & -1.0000 & 0.5000
\end{tabular}
```


## circuit.pl

$\square$ Gives the coordinates ( $x, y$ ) and orientation for each node
$\square \quad$ The coordinates for all movable nodes will be $(0,0)$ or undefined
$\square$ The placer should parse this file to obtain the coordinates for all the fixed nodes
$\square$ The default orientation is "vertical and face up" N (North)
$\square$ NOTE: The output/solution of the placer should have the same format as the "circuit.pl" file

## circuit.pl

$\square$ For each node:
node_name lowerleft_Xcoordinate lowerleft_Ycoordinate : orientation movetype
$\square$ Orientation of all the nodes will always be $N$ (default)

- No flipping / mirroring / rotation of the nodes is allowed
- Use pin offsets directly as specified in the .nets file

```
UCLA pl 1.0
# File header with version information, etc.
# Anything following "#" is a comment, and should be ignored
# node_name ll_Xcoord ll_Ycoord . orientation movetype
    01 0 0 : N
    02 0 0 : N
    03 7831 7452 : N
    p0 1215 7047 : N N
```

$\square$ Specifies the placement image (individual circuit rows for standard-cell placement)
$\square \quad$ Refer to the next slide for file format and definitions


## circuit.scl

$\square \quad$ NumRows : Number of circuit rows for placement
$\square \quad$ CoreRow - Horizontal circuit row followed by the row specification

- Coordinate : Y-coordinate of the bottom edge of the circuit row
- Height : Circuit row height (= standard-cell height)
- Sitespacing : Absolute distance between neighboring placement sites in a row
- SubrowOrigin : X-coordinate of the left edge of the subrow
- NumSites : Number of placement sites in this subrow
- Hence, $\mathbf{X}$-coordinate of the right edge of the subrow = SubrowOrigin + NumSites*Sitespacing

```
UCLA scl 1.0
# File header with version information, etc.
NumRows : 1
CoreRow Horizontal
    Coordinate : 18
    Height : 9
    Sitewidth : 1 # optional: equal to Sitespacing
    Sitespacing : 1
    Siteorient : N # optional: can be ignored
    Sitesymmetry : Y # optional: can be ignored
    SubrowOrigin : 18 NumSites : 11605
End
```


## circuit.shapes

$\square \quad$ Specifies the component shapes for non-rectangular nodes (detailed description of non-rectangular nodes under special features)
$\square$ Any node not in this file is a regular rectangular node
$\square$ NumNonRectangularNodes : Number of non-rectangular nodes
$\square$ For each non-rectangular node:

```
node_name : number_of_component_shapes
    shape_id lowerleft_Xcoord lowerleft_Ycoord width height
```

| shapes 1.0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| \# File header with version information, etc. |  |  |  |  |
| NumNonRectangularNodes : 2 |  |  |  |  |
| 025 : 3 |  |  | \# Non-rectangular node with three component shapes |  |
| Shape_0 | 10 | 0 | 90 |  |
| Shape_1 | 0 | 40 | 100 |  |
| Shape_2 | 10 | 50 | 90 |  |
| -32 : 4 |  |  |  |  |
| Shape_0 | 30 | 2259 | 963 | 9 |
| Shape_1 | 30 | 2268 | 1024 | 9 |
| Shape_2 | 30 | 2277 | 1024 | 9 |
| Shape_3 | 30 | 2286 | 963 | 9 |

## circuit.route

$\square$ Specifies information to perform global routing
$\square$ Example below specifies an instance with 9 metal layers


## circuit.route

Metal Stack for example in previous slide
$\square 9$ metal layers


ㅁ M1-M4

- $1 x$ width and spacing
- M5-M7

■ $2 x$ width and spacing
$\square$ M8-M9

- $4 x$ width and spacing


## circuit.route

$\square$ Similar to the ISPD 2008 routing contest format
■ http://archive.sigda.org/ispd2008/contests/ispd08rc.html
$\square$ Header Section

- Grid :
- VerticalCapacity :
- HorizontalCapacity :
- MinWireWidth :
- MinWireSpacing :
- ViaSpacing :
- GridOrigin :
- TileSize :
- BlockagePorosity :

Global routing grid (num_X_grids num_Y_grids num_layers) Vertical capacity per tile edge on each layer Horizontal capacity per tile edge on each layer (Preferred routing directions are indicated by a non-zero capacity value in that direction)
Minimum metal width on each layer Minimum spacing on each layer
Via spacing per layer
Absolute coordinates of the origin of the grid (grid_lowerleft_X grid_lowerleft_Y) tile_width tile_height
Porosity for routing blockages
(Zero implies the blockage completely blocks overlapping routing tracks. Default $=0$ ).

## circuit.route

$\square$ Terminal_NI section
■ NumNiTerminals : Number of terminal_NI nodes

- For each node:
node_name layer_id_for_all_node_pins
$\square$ Blockage Section
■ NumBlockageNodes: Number of blockage nodes
- For each blockage:
node_name num_blocked_layers list_of_blocked_layers
- The tiles overlapping with a blockage can be determined using placement information from the other files in the benchmark


## Number of routing tracks per tile edge

## How to determine the total number of routing tracks per tile edge?

The benchmark format follows the convention laid out in the ISPD 2008 routing contest. Essentially, for each tile edge, the "VerticalCapacity" or "HorizontalCapacity" values per layer give a measure of the total available space per tile edge. They are not the total number of global routing tracks per tile edge.

Hence, if the capacity for a particular layer is 80 , and the minimum wire width and spacing are both 1 , this corresponds to $80 /(1+1)=40$ minimum width tracks per tile edge.

For the following configuration:

| VerticalCapacity | $:$ | 0 | 80 | 0 | 80 | 0 | 80 | 0 | 80 |
| :--- | :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 |  |  |  |  |  |  |  |  |  |
| HorizontalCapacity | $:$ | 0 | 0 | 80 | 0 | 80 | 0 | 80 | 0 |
| 80 |  |  |  |  |  |  |  |  |  |
| MinWireWidth | $:$ | 1 | 1 | 1 | 1 | 2 | 2 | 2 | 4 |
| MinWireSpacing | $:$ | 1 | 1 | 1 | 1 | 2 | 2 | 2 | 4 |

Number of global routing tracks per tile edge:

```
M1: }0/(1+1)=
M2-M4: 80/(1+1) = 40 (for whichever capacity is not zero)
M5-M7: 80/(2+2) = 20 (for whichever capacity is not zero)
M8-M9: 80/(4+4) = 10 (for whichever capacity is not zero)
```


## Example Routing Blockage Map

$\square$ The method to construct a routing blockage map for a particular layer is given below


Max H routing tracks : 40 Max V routing tracks : 40
Tile Width
: 50 units
Tile Height
: 50 units
Values in Red are the actual capacities in tracks of the edges

## circuit.wts

$\square$ Currently unused

- All nets have the same net-weight


## Special Features for Placement and Routing

## Non-rectangular Fixed Nodes

$\square$ A subset of the fixed nodes in the design are not rectangular
$\square$ This affects placement density, routing capacity, etc.
$\square$ Non-rectangular nodes are represented as:

- Enclosing rectangle - blue box in Fig. (b)
- Set of rectangular component shapes - red hatched boxes in Fig. (b)


Fig (a): Non-rectangular node


Fig (b): Benchmark representation

## Non-rectangular Fixed Nodes



Blue: Enclosing rectangle of non-rectangular node Red: Set of component shapes (3 in number)


## Bookshelf Representation:

- circuit.nodes gives the dimensions of the enclosing rectangle
- circuit.pl
- circuit.shapes
- circuit.nets
gives the lower-left coordinate of the enclosing rectangle gives the component shape definitions for the non-rectangular node gives the pin-offsets from the center of the enclosing rectangle


## RLM Pins and Terminal_NI Nodes (1)

$\square$ RLM Pins

- RLM pins are fixed pins that reside on a metal layer above the metal layer(s) used within a standard-cell for its pins or internal routing
- All the RLM pins are associated with terminal_NI nodes
$\square$ For placement, the terminal_NI nodes are:
- Fixed
- Appear to reside "above" the placement image
$\square$ In other words, standard-cells can be placed "below" the terminal_NI nodes without resulting in an overlap
$\square$ For routing, all pin(s) associated with the terminal_NI nodes will reside on a metal layer above M2


## RLM Pins and Terminal_NI Nodes (2)



## RLM Pins and Terminal_NI Nodes (3)

```
== circuit.nodes ==
#node_name width height movetype
    p25 1 1 terminal_NI
== circuit.pl ==
#node_name llx lly : orientation movetype
    p2\overline{5}}30030:N /FIXED_NI
== circuit.route ==
NumNiTerminals : Number_of_Terminal_NI_Nodes
#List of nodes with metal layer for ALL the pins on the node
#node_name Layer_ID
    p25 3 # All the pins on node p25 reside on M3
```


## Bookshelf Representation :

## Placement:

- Movetype terminal_NI in circuit.nodes file (overlap is allowed with this node)
- Represented as FIXED_NI in circuit.pl file


## Routing:

- Terminal_NI section in circuit.route file gives the metal layer for all the pins on such nodes
- The pins for any node not given in this section of circuit.route will be on layer M1


## Utility Scripts

## Script: dac2012_check_legality

$\square$ Perl script to check the legality of the placement solution
$\square$ Usage: dac2012_check_legality <circuit.aux> <solution.pl>
$\square$ This script checks the following conditions:
■ ERROR_TYPE 0: did a terminal or terminal_NI node move?

- ERROR_TYPE 1: is a movable node placed outside the placement area?
- ERROR_TYPE 2: is a movable node aligned to the circuit rows?
- ERROR_TYPE 3: is a movable node placed on a multiple of Sitespacing?
- ERROR_TYPE 4: are there any overlaps among the nodes (movable and/or fixed)?
$\square \quad$ Can serve as a guideline to parse the benchmark files


## Script: dac2012_get_hpwl

$\square$ Perl script to get the Half-Perimeter Wire Length (HPWL) of the placement solution
$\square$ Usage: dac2012_get_hpwl <circuit.aux> <solution.pl>
$\square \quad$ Can serve as a guideline to parse the circuit. nets file and determine pin positions, etc.

