

#### DAC 2012 Contest Routability-Driven Placement


http://archive.sigda.org/dac2012/contest/dac2012\_contest.html

#### **Benchmark Description**

Natarajan Viswanathan IBM Corporation, Austin, TX (nviswan@us.ibm.com)

# Highlights

- Real industrial ASIC designs
- Information for placement and routing
- Design-density: 25% 65%
- Placement blockages leading to a fragmented image space
- Routing blockages
- More metal layers with varying metal width and spacing across layers





- Benchmark File Format Description
- Special Features for Placement and Routing
- Utility Scripts

## **Benchmark File Format Description**

# **Overview of Benchmark Files**

- Extend the Bookshelf format with information to perform placement and routing
- □ Each benchmark circuit will comprise of the following files
  - circuit.aux
  - circuit.nodes
  - circuit.nets
  - circuit.wts
  - circuit.pl
  - circuit.scl
  - circuit.shapes
  - circuit.route

Original Files in Bookshelf format with some extensions

New Files with extensions for both placement and routing

L)

(2)

- The output/solution of the placer should have the same format as the circuit.pl file
- □ Hence, placement output/solution file
  - <placement\_solution>.pl
- □ For additional information:
  - http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/Placement/ plFormats.html
  - http://archive.sigda.org/ispd2008/contests/ispd08rc.html

#### circuit.aux

- Auxiliary file listing all the files that describe/specify the benchmark
- The placer/router should parse the files listed in the "circuit.aux" file to get the benchmark information
- □ Single line giving all the file names

RowBasedPlacement : circuit.nodes circuit.nets circuit.wts circuit.pl circuit.scl circuit.shapes circuit.route

- Specifies the node (object) name, dimensions (width and height) and movetype
- □ The nodes can have one of three movetypes
  - movable: Movable Node the placer needs to obtain the locations of these nodes.
  - terminal: Fixed Node the placer cannot move these nodes. Also, there should be no overlap between a movable and terminal node.
  - terminal\_NI: Fixed "Not in Image" Node the placer cannot move these nodes, but overlap is allowed with a terminal\_NI node. (detailed description under special features)

## circuit.nodes

- NumNodes : Total number of nodes (movable + fixed)
- □ NumTerminals : Number of terminal (fixed) nodes
  - NumTerminals = #terminal + #terminal\_NI
- □ For each node:

node_name	width	height	movetype
-----------	-------	--------	----------

If a line does not specify a movetype, the associated node is a movable node

```
UCLA nodes 1.0
# File header with version information, etc.
# Anything following "#" is a comment, and should be ignored
NumNodes
                 5
NumTerminals
                 2
                                     # movable node
    00
           4
                  9
    01
       6
                  9
    o2 24
                  9
    o3
        414
              2007
                      terminal
                                     # terminal node (fixed node)
                                     # terminal NI node (fixed node, but
           1
                      terminal NI
    p0
                  1
                                       overlap is allowed with this node)
```

- Specifies the circuit netlist the set of nets or connections in the hypergraph
- Each net specification lists the pins that belong to the net
- □ A pin is specified by
  - The corresponding node
  - The offset of the pin with respect to the center of the node
- For wirelength driven placement, the pin direction can be ignored

#### circuit.nets

- □ NumNets : Total number of nets in the circuit
- NumPins : Total number of pins in the netlist
- □ For each net:

```
NetDegree : number_of_pins_on_this_net [net_name]
```

```
node_name pin_direction : pin_Xoffset pin_Yoffset
```

Pin offsets are from the center of the node

```
UCLA nets 1.0
# File header with version information, etc.
# Anything following "#" is a comment, and should be ignored
NumNets :
          2
NumPins : 6
NetDegree : 3
                n0
       00
           I :
                    0.0000
                              -1.5000
           I:
                   -2.5000
                              0.5000
       01
       p1
           o :
                    0.0000
                               0.0000
NetDegree : 3 n1
                   1.5000
                               3.0000
       00
           0 :
           0 :
                   10.5000
                             -27.0000
       o3
           I:
                   -1.0000
                               0.5000
       02
```

## circuit.pl

- Gives the coordinates (x,y) and orientation for each node
- The coordinates for all movable nodes will be (0,0) or undefined
- The placer should parse this file to obtain the coordinates for all the fixed nodes
- The default orientation is "vertical and face up" –
   N (North)
- NOTE: The output/solution of the placer should have the same format as the "circuit.pl" file

## circuit.pl

#### □ For each node:


node\_name lowerleft\_Xcoordinate lowerleft\_Ycoordinate

- : orientation movetype
- Orientation of all the nodes will always be N (default)
  - No flipping / mirroring / rotation of the nodes is allowed
  - Use pin offsets directly as specified in the .nets file

UCLA pl 1.0 # File header with version information, etc. # Anything following ``#" is a comment, and should be ignored											
<pre># node_name</pre>	ll_Xcoord	ll_Ycoord		orientation	movetype						
00	0	0	:	N							
01	0	0	:	N							
o2	0	0	:	N							
о3	7831	7452	:	N	/FIXED						
p0	1215	7047	:	N	/FIXED_NI						

### circuit.scl

- Specifies the placement image (individual circuit rows for standard-cell placement)
- Refer to the next slide for file format and definitions



## circuit.scl

- NumRows : Number of circuit rows for placement
- □ CoreRow Horizontal circuit row followed by the row specification
  - Coordinate : Y-coordinate of the bottom edge of the circuit row
  - Height : Circuit row height (= standard-cell height)
  - Sitespacing : Absolute distance between neighboring placement sites in a row
  - SubrowOrigin : X-coordinate of the left edge of the subrow
  - NumSites : Number of placement sites in this subrow
  - Hence, X-coordinate of the right edge of the subrow =

SubrowOrigin + NumSites\*Sitespacing

```
UCLA scl 1.0
# File header with version information, etc.
NumRows
         •
            1
CoreRow Horizontal
   Coordinate
                  : 18
                     9
   Height
   Sitewidth
                                           # optional: equal to Sitespacing
                  : 1
   Sitespacing
                  : 1
   Siteorient
                                           # optional: can be ignored
                  : N
   Sitesymmetry
                                           # optional: can be ignored
                  :
                     Υ
   SubrowOrigin
                     18
                          NumSites :
                                       11605
                  :
End
```

## circuit.shapes

- Specifies the component shapes for non-rectangular nodes (detailed description of non-rectangular nodes under special features)
- □ Any node not in this file is a regular rectangular node
- NumNonRectangularNodes : Number of non-rectangular nodes
- □ For each non-rectangular node:

node\_name : number\_of\_component\_shapes
shape\_id lowerleft\_Xcoord lowerleft\_Ycoord width height

```
shapes 1.0
# File header with version information, etc.
NumNonRectangularNodes
                         2
o25 : 3
                      # Non-rectangular node with three component shapes
                    90 40
 Shape 0
          10 0
 Shape 1 0
              40
                   100 10
 Shape 2
          10
               50
                  90 50
0.32 : 4
          30
              2259
 Shape 0
                     963 9
          30 2268
                    1024 9
 Shape 1
 Shape 2
          30
              2277
                    1024
                          9
 Shape 3
          30
               2286
                     963
                          9
```

## circuit.route

- □ Specifies information to perform global routing
- □ Example below specifies an instance with 9 metal layers

Grid	:	30	4	403		9							
VerticalCapacity	:	0	80		0	80	0	8	30	0	80	0	
HorizontalCapacity	7 :	0	0	8	0	0	80		0	80	0	80	
MinWireWidth	:	1	1	1	1	2	2	2	4	4			
MinWireSpacing							2						
ViaSpacing	:	0	0	0	0	0	0	0	0	0			
GridOrigin	:	18	1	8									
TileSize	:	40	4	0									
BlockagePorosity	:	0											Header Section
NumNiTerminals :	2												Terminal_NI Sectio
p0 4			#	Al	1 1	the	pins	s k	elc	ngi	ng t	o no	odes p0/p1 are on
p1 4				me	tal	l la	yer	4	for	ro ro	utin	g	
		•											
NumBlockageNodes	:	2											Blockage Sectio
044 4 1 2 3 4	#	o4	4/o	240	7 ]	bloc	.k 4	me	etal	L la	yers	wit	thin all the routin
02407 4 1 2 3 4											_		e layers 1,2,3,4.

Metal Stack for example in previous slide

9 metal layers





□ M1-M4

1x width and spacing

#### □ M5-M7

2x width and spacing

#### □ M8-M9

4x width and spacing

## circuit.route

# (3)

Similar to the ISPD 2008 routing contest format
 http://archive.sigda.org/ispd2008/contests/ispd08rc.html

#### Header Section

- Grid :
- VerticalCapacity :
- HorizontalCapacity :
- MinWireWidth :
- MinWireSpacing :
- ViaSpacing :
- GridOrigin :
- TileSize :
- BlockagePorosity :

Global routing grid (num X grids num Y grids num layers) Vertical capacity per tile edge on each layer Horizontal capacity per tile edge on each layer (Preferred routing directions are indicated by a non-zero capacity value in that direction) Minimum metal width on each layer Minimum spacing on each layer Via spacing per layer Absolute coordinates of the origin of the grid (grid lowerleft X grid lowerleft Y) tile width tile height Porosity for routing blockages (Zero implies the blockage completely blocks overlapping routing tracks. Default = 0).

- □ Terminal\_NI section
  - NumNiTerminals : Number of terminal\_NI nodes
  - For each node:

node\_name layer\_id\_for\_all\_node\_pins

- Blockage Section
  - NumBlockageNodes : Number of blockage nodes
  - For each blockage:

node\_name num\_blocked\_layers list\_of\_blocked\_layers

The tiles overlapping with a blockage can be determined using placement information from the other files in the benchmark

#### Number of routing tracks per tile edge

#### How to determine the total number of routing tracks per tile edge?

The benchmark format follows the convention laid out in the ISPD 2008 routing contest. Essentially, for each tile edge, the "VerticalCapacity" or "HorizontalCapacity" values per layer give a measure of the total available space per tile edge. They are not the total number of global routing tracks per tile edge.

Hence, if the capacity for a particular layer is 80, and the minimum wire width and spacing are both 1, this corresponds to 80 / (1+1) = 40 minimum width tracks per tile edge.

For the following configuration:


VerticalCapacity	:	0	80	0	80	0	80	0	80	0
HorizontalCapacity	:	0	0	80	0	80	0	80	0	80
MinWireWidth	:	1	1	1	1	2	2	2	4	4
MinWireSpacing	:	1	1	1	1	2	2	2	4	4

Number of global routing tracks per tile edge:

M1: 0/(1+1) = 0M2-M4: 80/(1+1) = 40 (for whichever capacity is not zero) M5-M7: 80/(2+2) = 20 (for whichever capacity is not zero) M8-M9: 80/(4+4) = 10 (for whichever capacity is not zero)

# Example Routing Blockage Map

The method to construct a routing blockage map for a particular layer is given below



Max H routing tracks : 40Max V routing tracks : 40Tile Width: 50 unitsTile Height: 50 units

Values in Red are the actual capacities in tracks of the edges

#### circuit.wts


- Currently unused
  - All nets have the same net-weight

### **Special Features for Placement and Routing**


# Non-rectangular Fixed Nodes

(1)

- □ A subset of the fixed nodes in the design are not rectangular
- □ This affects placement density, routing capacity, etc.
- □ Non-rectangular nodes are represented as:
  - Enclosing rectangle blue box in Fig. (b)
  - Set of rectangular component shapes red hatched boxes in Fig. (b)



# Non-rectangular Fixed Nodes



Blue: Enclosing rectangle of non-rectangular node Red: Set of component shapes (3 in number)

#### Bookshelf Representation:


- circuit.nodes gives the dimensions of the enclosing rectangle
- circuit.pl gives the lower-left coordinate of the enclosing rectangle
- circuit.shapes gives the component shape definitions for the non-rectangular node
- circuit.nets gives the pin-offsets from the center of the enclosing rectangle

Ζ

# RLM Pins and Terminal\_NI Nodes (1)

- □ RLM Pins
  - RLM pins are fixed pins that reside on a metal layer above the metal layer(s) used within a standard-cell for its pins or internal routing
  - All the RLM pins are associated with terminal\_NI nodes
- **For placement**, the terminal\_NI nodes are:
  - Fixed
  - Appear to reside "above" the placement image
    - In other words, standard-cells can be placed "below" the terminal\_NI nodes without resulting in an overlap
- For routing, all pin(s) associated with the terminal\_NI nodes will reside on a metal layer above M2

# RLM Pins and Terminal\_NI Nodes (2)



# RLM Pins and Terminal\_NI Nodes (3)

```
== circuit.nodes ==
#node name width height
                           movetype
  p25
             1
                     1
                           terminal NI
== circuit.pl ==
#node name llx lly : orientation
                                      movetype
      30 30 :
  p25
                                      /FIXED NI
                             Ν
== circuit.route ==
NumNiTerminals : Number of Terminal NI Nodes
#List of nodes with metal layer for ALL the pins on the node
#node name
           Layer ID
  p25
              3
                         # All the pins on node p25 reside on M3
```

#### **Bookshelf Representation :**

#### **Placement:**

- Movetype **terminal\_NI** in **circuit.nodes** file (overlap is allowed with this node)
- Represented as **FIXED\_NI** in **circuit.pl** file

#### **Routing:**

- Terminal\_NI section in **circuit.route** file gives the metal layer for all the pins on such nodes
- The pins for any node not given in this section of circuit.route will be on layer M1

# **Utility Scripts**

# Script: dac2012\_check\_legality

- Perl script to check the legality of the placement solution
- Usage: dac2012\_check\_legality <circuit.aux> <solution.pl>
- □ This script checks the following conditions:
  - ERROR\_TYPE 0: did a terminal or terminal\_NI node move?
  - ERROR\_TYPE 1: is a movable node placed outside the placement area?
  - ERROR\_TYPE 2: is a movable node aligned to the circuit rows?
  - ERROR\_TYPE 3: is a movable node placed on a multiple of Sitespacing?
  - ERROR\_TYPE 4: are there any overlaps among the nodes (movable and/or fixed)?

□ Can serve as a guideline to parse the benchmark files

# Script: dac2012\_get\_hpwl

- Perl script to get the Half-Perimeter Wire Length (HPWL) of the placement solution
- Usage: dac2012\_get\_hpwl <circuit.aux> <solution.pl>
- Can serve as a guideline to parse the circuit.nets file and determine pin positions, etc.